Abstract-We propose a novel rectifying regulator to wirelessly power a neural stimulator in 65 nm CMOS process. The regulating rectifier operates at 13.56 MHz and has two operating modes. In the high power pulse width modulation (PWM) mode, it regulates the output voltage by controlling the conduction time during every cycle of the incoming HF signal. The PWM mode is designed with a high bandwidth feedback loop to satisfy the transient time requirements of the stimulator. The rectifier also incorporates a pulse frequency modulation (PFM) mode to power the stimulator in sleep mode wherein it controls the frequency at which the rectifier conducts to efficiently deliver low output power. We present the theory and develop an analytical model for the rectifying regulator and validate the model for both PWM and PFM operating modes.
I. INTRODUCTION
N EURAL recording and stimulation platforms have been used in recent years to reanimate limbs, enable paralyzed individual to operate prosthetic devices and effectively command electronic devices [1] . Specifically, electrocorticography (ECoG) is a class of neural signals which are recorded from and stimulated at the surface of the cerebral cortex and have been shown to be suitable for long-term usage [1] . The goal of this brief is to develop a wireless power system for a monolithic implantable neural (ECoG) recording and stimulation platform. To understand the power requirements of such systems, we first analyze the behavior of neural stimulators which dominate the power budget of neural platforms. Fig. 1 shows the time domain profile of a typical neural stimulator. A stimulation event consists of series of 100-200 μs long bi-phasic pulses spaced apart by few milliseconds in time. This stimulation event is repeated on demand every few hundreds of milliseconds [1] . The timing and the peak power requirements of the bi-phasic pulses are tailored for specific use cases. For typical applications, the peak power requirements during active stimulation can vary from 25 mW (1 mA@12 V for 50% efficient stimulator in 65 nm CMOS) to 2.5 mW (100 μA@12 V for 50% efficient stimulator in 65 nm CMOS). The key takeaway is that a typical stimulator is heavily duty cycled and quickly transitions between active and sleep mode. Hence, the wireless power system should have fast transient response and operate efficiently at both high and low output power. An efficient low power mode ensures that prolonged operation in sleep mode does not lead to tissue heating, which is highly undesirable. There are two main approaches to wirelessly power biological implants using near field. The first approach is to use an HF rectifier followed by a linear or switching dc-dc convertor. However, the cascaded system suffers from low efficiency and additional inductors required for switching convertors are prohibitive in implanted systems. Instead, a rectifier which simultaneously regulates is a popular approach to achieve high power conversion efficiency [2] - [5] . Choi et al. [3] introduced a 3R rectifier topology. However, this system is unsuitable for implanted systems since it requires external capacitors and diodes. Additionally, the switching frequency is low which necessitates bulky filtering capacitors and has a slow transient response. In [4] , a 2 MHz active rectifier is proposed which uses a delay line as the control element in the feedback loop to regulate the output voltage. The delay line is a nonlinear block and using it in a feedback loop to control the rectifier, another nonlinear element can lead to unstable designs. Furthermore, the topology requires large decoupling capacitors, only supports high power mode and does not meet the transient requirements of stimulation platforms. Finally, recently in [5] , a 1x/2x mode switching resonant rectifying regulator at 13.56 MHz has been proposed. However, this system does not support a low power mode and switches at a fraction of the operating frequency resulting in transient response on the order of 100 μs, making it unsuitable for powering neural stimulators.
In this brief, we introduce a 13.56 MHz rectifying regulator topology specifically designed to directly power a neural stimulator. The rectifying regulator operates in pulse width modulation (PWM) mode to efficiently power the stimulator in its active mode of operation. The PWM mode is designed with high bandwidth feedback loop to meet the transient requirements of the stimulation platform. The rectifier also has a low power pulse frequency modulation (PFM) mode to efficiently power the stimulator in sleep mode. Finally, to meet the form factor requirements of implanted neural platform, we limit the external components to one 0201 package (height similar to a silicon chip) decoupling capacitor.
An abridged version of this brief was presented in [6] . In the interest of space, in this brief we will focus on the theory, analytical modeling and architecture of the rectifying regulator. The outline of this brief is as follows. Section II provides an overview of the architecture of the rectifying regulator followed by the theory and analytical model in Section III. The design of the feedback controller and feedback loop for the PWM and PFM modes is described in Section IV. Section V presents and verifies the analytical model with simulation and Section VI concludes this brief.
II. SYSTEM OVERVIEW AND ARCHITECTURE
The full architecture of the rectifying regulator is shown in Fig. 2 . A rectifier is connected to the terminals VIN and VIN of the secondary coils (not shown) to convert the incoming HF signal into dc output power. The rectifying regulator consists of high speed comparators, clock recovery, PWM control block, PFM control block, rectifier switches, and level shifters and buffers to drive the switches. We implement a full bridge active rectifier with cross coupled nMOS transistors (N 1 and N 2 ) as the low side switches and pMOS based active diode as high side switches. The high frequency comparator is used for active rectification, i.e., the rectifier only conducts when the input voltage is greater than the output voltage. The details on the basic operation of an active rectifier can be found in prior works [2] , [4] , [5] .
We design the rectifying regulator in TSMC 65 nm GP CMOS process to output a 2.5 V voltage rail. The control circuitry such as the feedback loop and clock generator are powered from a 1.0 V supply rail. The 1.0 V supply chain consumes minimal power and can derived from the 2.5 V rail using a low-dropout. Using a lower independent supply rail minimizes static power consumption and mitigates startup issues [5] . The rectifying regular has two modes of operation. In the high power PWM mode, the feedback loop controls the conduction time of the rectifier during every cycle of the input signal to regulate the output voltage. Every conduction cycle is associated with switching losses and at high output power, the switching losses are small and the power conversion efficiency is high. However, when the output power is low, the switching losses are comparable to the output power and the efficiency drops. To ensure high efficiency at low load currents, we design a PFM mode of operation where instead of conducting every cycle, the rectifier modulates the frequency at which it conducts to regulate the output voltage.
III. THEORY AND MODELING OF RECTIFIERS
In this section, we develop an analytical model for the operation of the rectifying regulator. Let R s_hs and R s_ls be the resistance of the high side and the low side switch, respectively. For an input sinusoidal voltage of V 0 sin(ω 0 t), the rectifier can be represented with the equivalent circuit model shown in Fig. 3 . Here, R L represents the load and C L is the decoupling capacitor. In the steady state, the output voltage V RECT is constant and the total charge delivered to the output during each time period can be written as
Typically, the active rectifier conducts as long as the input voltage is greater than the output. This corresponds to time instance between t 1 and t 2 in the positive cycle and t 3 and t 4 in the negative cycle as shown in Fig. 3 . This corresponds to the traditional operation of active rectifiers. However, the rectifier can modulate its conduction period during each switching cycle (PWM mode) or the rate at which it conducts (PFM mode) to simultaneously rectify and regulate the output voltage.
A. PWM Mode
The rectifier starts conduction at time t 1 for a period δt during the positive cycle and at time t 3 for a period of δt during the negative cycle. The total charge supplied by the input voltage source in both negative and positive conduction cycle can be written as
where R s = R s_hs + R s_ls is the switch resistance. In steady state, using the principle of conservation of charge, we can equate the charge from the input to the charge supplied to the load in one-time period. The output voltage can be now represented as
The above equation shows that the output voltage V RECT is a function of the conduction time δt and by modulating the conduction time δt, the rectifier can regulate the output voltage independent of the input voltage V 0 and the load R L .
To design a feedback loop to modulate δt, first we need to determine the transfer function of the rectifier. The dc gain of the rectifier block with input δt and output V RECT can be computed as (∂V RECT /∂δt) and is shown in (13), as shown at the bottom of the next page. Note that this equation is quite complex but can be numerically computed and the result for V 0 = 3.0 V is shown in Fig. 4 .
In the PFM mode, the power conversion efficiency can be written as
RECT /R L P cond + P switch + P static (6) where P cond = 2
T is the conducted power from the source and takes into account the conduction losses associated with switch resistance R s . P switch represent the switching losses associated with switching P 1 and P 2 every cycle and P static is the static power of the PWM controller which was 19 μW in our implementation.
B. PFM Mode
In this mode, the feedback loop controls the frequency at which the rectifier conducts. During each switching event the rectifier conducts from t 1 to t 2 in the positive cycle and t 3 to t 4 in the negative cycle. Let us assume that the rectifier conducts for one complete cycle every T 1 seconds. The charge supplied to the load in this period can be written as
Similarly, the charge supplied by the input can be written as
where t 2 − t 1 is the effective conduction period in PFM mode and can be computed as Again using the principle of conservation of charge we can compute the switching frequency (1/T 1 ) as
The efficiency in the PFM mode can be written as
The model assumes that the rectifier conducts for only one cycle during each switching event. However, it can also be scaled for n conduction cycles for every switching event. The switching period is then nT 1 resulting in exactly the same switching frequency and efficiency, however, at the cost of higher ripple voltage. Finally, we note that the above model assumes that the comparators are perfect and have no delay. In practice there is a finite propagation delay (1-1.5 ns) and we incorporate it by adjusting the values of t 1 and t 2 while numerically computing integrals.
IV. SYSTEM ARCHITECTURE AND DESIGN In this section, we describe the architecture and design of PWM and PFM mode feedback loops.
A. Pulse Width Modulation Mode
In the PWM mode, the rectifier conducts every cycle and controls the conduction period δt to regulate the output voltage Frequency tracking is a popular technique used in near field wireless power transfer to achieve high efficiency across a range of operating distances and output power levels [7] . To ensure that the rectifier can operate across a range of input frequencies, we synchronize the control waveforms with the clock derived from the incoming HF signal. The traces and the PWM controller shown in Fig. 5 correspond to the positive cycle (VIN). To ensure that the ramp signal is at mid rail voltage levels during the conduction period, we trigger the start of the ramp signal with the positive edge of the complementary clock CLK. We further improve the dynamic voltage range by using a novel ramp signal generator which kick starts the signal from a predetermined voltage instead of 0 V. During the off stage, we trap a fraction of the charge on the capacitor by disconnecting the capacitor from the ground. This charge is recycled when the ramp signal is turned on and the signal kick starts from 250 mV. Using these techniques, we can simultaneously maximize the gain and satisfy the dynamic range and timing constraints for the ramp signal. A continuous time comparator compares the ramp signal with the output of the error amplifier to generate the timing signal. This timing signal is combined with the high speed comparator output signal to generate the pulse corresponding to conduction period δt. The PWM controller can be modeled with the transfer function G PWM = k PWM = C/I where C is the capacitor and I is the current.
The PWM mode is based on continuous mode feedback. To ensure stability across different output power levels, we develop an analytical model for the PWM control loop. The rectifier is a nonlinear element and its transfer function can be written as
where k RECT is the dc gain computed in (13) and ω load = 1/R L C L is the pole corresponding to the output. Since we are limited to using an 0201 package decoupling cap, C L ≤ 1 μF. Using the analytical model for the various elements, the transfer function of the PWM feedback loop can be written as
where, k 0 = A EA k PWM k RECT is the dc gain of the feedback loop and is large enough to ensure that the error in output voltage is less than 0.1%. The model shows that the PWM feedback loop is a second order system. However, in addition to the poles shown in (14), we also have a pole corresponding to the switching frequency 2 * f switching ≈ 27 MHz (positive and negative cycle). To ensure stability, first we place the gain crossover frequency a decade lower than the switching frequency. Second, we make the pole associated with the varying load the dominant pole, and move the pole of the error amplifier beyond the gain crossover point. Finally, we leverage the fact that the rectifier has high gain but lower bandwidth for low load currents whereas low gain but higher bandwidth for high load current. Using the combination of these techniques we guarantee that the gain crossover point is independent of the load current and achieve a phase margin of 70 • across load currents of 1 to 10 mA with a unity gain bandwidth of 1 MHz. The phase and magnitude bode plots for the PWM feedback loop computed using periodic steady state response are shown in Fig. 6 .
B. Pulse Frequency Modulation Mode
In the PFM mode, instead of controlling conduction cycle, the feedback loop modulates the rate at which conduction occurs. To maximize efficiency, during each switching action, the rectifier conducts for the entire cycle (δt = t 2 − t 1 ). By conducting for the entire cycle, we extract the maximum available energy for the energy consumed in each switching event. The architecture of the PFM control module and the signals illustrating the PFM mode of operation are shown in Fig. 7 . A static comparator continuously monitors the output voltage and activates a switching cycle when the output drops below the 2.5 V (with a 15 mV hysteresis) threshold. When the output of the comparator PFM_OUT toggles high, a single shot pulse synchronized with the high speed comparator is generated and the rectifier conducts for a period of at least one entire switching cycle. The signals corresponding to the positive cycle are shown in Fig. 7 , the operations for the negative cycle are similar. The cycle repeats itself again when the voltage drops below the 2.5 V threshold. In PFM mode, the output voltage is regulated by a discontinuous, i.e., coarse comparator based feedback loop and is inherently stable. This leads to a tradeoff, although the efficiency is high, the comparator based feedback results in a higher output voltage ripple. However, since the stimulator operates in sleep mode, the higher ripple voltage in PFM mode is acceptable.
C. Sizing the Rectifier Switches
There are two key losses in a rectifier: conduction losses due to switch resistance (Rs) and switching losses associated with switching transistors P 1 and P 2 . The key observation we make is that the conduction losses are a function of R s l s + R s h s , i.e., both nMOS and pMOS devices, whereas the switching losses are associated with only pMOS devices. The cross coupled nMOS devices are switched by incoming signal and do not incur any switching loss. The capacitance of the cross coupled pair can be absorbed in the parallel tuning capacitor of the receive coil. Hence, we size the cross coupled nMOS devices significantly large and size pMOS devices proportionally to tradeoff conduction and switching losses. We optimize the size of transistors N 1 , N 2 , P 1 , and P 2 for the high power PWM mode of operation.
V. RESULTS
The rectifying regulator was designed and implemented in TSMC 65 nm GP process. The analytical model was verified by extracting the layout of the rectifier with parasitic RC components and simulating the design using Spectre Cadence transient and periodic steady state simulations. Fig. 8 shows the efficiency of the rectifying regulator as a function of output power. The solid blue and red traces represent the analytical model for the PWM and PFM modes, respectively, whereas the simulation results are shown using markers. It can be seen that the system is efficient in the PWM mode for high output power (up to 2.5 mW) but efficiency falls at lower power levels. However, the PFM mode is efficient across a large range of output power. Since the PFM mode has high ripple voltage, it is used only during sleep mode of the stimulator at low output power levels. The analytical model and the simulation results are in good agreement which validates the proposed modeling and analysis of the rectifying regulator. A key feature of the proposed design is its high unity gain bandwidth of 1 MHz in the PWM mode of operation. As a result, the rectifying regulator has a fast transient response.
To validate this behavior, we studied two different scenarios. First, we switch the load current from 10 μA in PFM mode to 10 mA in PWM mode with a 1 ns rise time. We observed that the output of the rectifier settles very quickly, within 2 μs, with the majority of the transient dominated by the discharge of the 1 μF load capacitor from 2.515 to 2.495 V. In the second analysis, we switch the output load in the PWM mode only from 1 mA to 10 mA with a 1 ns rise time. Again the output quickly settles within 150 ns due to the high gain bandwidth product of the PWM feedback loop. We omit the transient plots due to space constraints.
VI. CONCLUSION
We introduced a 13.56 MHz high bandwidth rectifying regulator topology with PWM and PFM modes . We presented the theory and analytical model for the operation of the rectifying regulator and validated the model for operation in both PWM and PFM modes.
